PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2001-108725

(43) Date of publication of application: 20.04.2001

(51)Int.CI.

G01R 31/28 G01R 35/00 // H03K 5/135

(21)Application number: 11-288164

(71)Applicant: ADVANTEST CORP

(22)Date of filing:

08.10.1999


(72)Inventor: SUGA MIKIO

(54) METHOD AND DEVICE FOR CALIBRATING TIMING PHASE FOR DEVICE FOR TESTING SEMICONDUCTOR DEVICE

(57)Abstract:

each variable delay circuit for generating timing in a condition near to an actual operation to maintain a calibrated value in the practical operation. SOLUTION: A reference clock RFCLK having the calibrated lag time is generated in a timing generator of a semiconductor device testing device, the reference clock RFCLK is phase-compared with calibrated clocks SNC1, SNC2, SNC3, etc., by a phase comparing means 36, and lag times of the variable delay circuits VD1, VD2, VD3, etc., provided in supply lines for the calibrated clocks SNC1, SNC2, SNC3, etc., are set to be conformed with phase comparison results therein.

PROBLEM TO BE SOLVED: To calibrate a lag time of



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]